The conventional control method for a single-phase cascaded H-bridge (CHB) multilevel converter is vector (dq) control; however, dq control requires complicated calculations and additional time delays. This paper presents a novel power control strategy for the CHB multilevel converter. A power-based dc-link voltage balance control is also proposed for unbalanced load conditions. The new control method is designed in a virtual αβ stationary reference frame without coordinate transformation or phase-locked loop (PLL) to avoid the potential issues related to computational complexity. Because only imaginary voltage construction is needed in the proposed control method, the time delay from conventional imaginary current construction can be eliminated. The proposed method can obtain a sinusoidal grid current waveform with unity power factor. Compared with the conventional dq control method, the power control strategy possesses the advantage of a fast dynamic response. The stability of the closed-loop system with the dc-link voltage balance controller is evaluated. Simulation and experimental results are presented to verify the accuracy of the proposed power and voltage control method.
Introduction
Multilevel converters have gained increasing attention as of late. Commonly used multilevel converters include cascaded H-bridge (CHB), flying capacitor, and neutral-point-clamped converters [1] . Among these, the CHB converter has advantages of simple implementation, high reliability, and low harmonics [2] , hence, it has been widely researched in academia and industry, particularly in relation to static synchronous compensators [3] , solid-state transformers [4] , and active power filters [5] .
Many control schemes have been proposed to enable the pulse width modulation (PWM) converter to achieve a high power factor and near-sinusoidal grid current [6] . These strategies can be broadly classified into two categories: direct power control (DPC) and direct current control (DCC).
DPC was originally proposed by Ohnishi [7] , whose method directly controls the active and reactive power of the PWM converter using three-phase instantaneous power theory. Compared with DCC, DPC has advantages of simple structure, fast dynamic response, high efficiency, and wide applicability [8] . Currently, many advanced DPC strategies have been proposed, such as predictive DPC (P-DPC) [9] , deadbeat DPC [10] , and slide-mode DPC [11] . In the single-phase PWM converter system, instantaneous power estimation is more complicated than in the three-phase system, which limits the development of DPC schemes in single-phase systems [12] .
DCC methods have been frequently used with the PWM converter. The most commonly used DCC method utilizes vector control theory (dq control) [13] [14] [15] [16] . Coordination transformation is needed in dq control to change the ac signals into dc signals [17] . The grid voltage phase angle is essential in the coordinate transformation; therefore, a phase-locked loop (PLL) is employed to synchronize the output voltage with the grid voltage vector [18] . To accurately obtain the information on the grid voltage including the amplitude and phase angle, some advanced PLLs have been proposed, such as hybrid filtering technique-based PLL [19] , grid sequence separator PLL [20] , frequency-fixed SOGI-based PLL [21] , and repetitive learning-based PLL [22] . However, the computational complexity of coordinate transformation and PLL increases the calculation burden of the embedded processor like the digital signal processor (DSP) [23] . Therefore, the development of a convenient control method without PLL or coordination transformation is appealing. Recently proposed control methods of the CHB converter are based on model-predictive control (MPC) [24, 25] . However, three major problems arise in the MPC scheme used for the CHB converter. First, the calculation burden persists in the MPC method because the number of switching states increases exponentially as more H-bridges are added [26] . The second one is the MPC system sensitiveness problem like sensitive to the parameter [27] . The third problem is that under unbalanced load conditions, the MPC strategy cannot provide a proper control function [28] .
It is exceedingly difficult to implement the dq control scheme in the single-phase CHB converter system; imaginary orthogonal current and voltage signals must be created for coordinate transformation (αβ to dq) because only one physical axis is accessible [29] . In dq control, the imaginary orthogonal current signal is essential in acquiring the dc current signals i d and i q for the inner current loop [30] . Thus, an imaginary current construction module is required to produce the imaginary orthogonal current signal [31] . Although the performance of conventional imaginary current construction under the steady state is mostly acceptable, the time delay tends to slow down the system dynamic response and result in further distortion [32, 33] .
The control scheme performance of the CHB converter in the single-phase system depends on two key factors: sinusoidal grid current waveform with unity power factor and balanced dc-link voltages [34, 35] . Therefore, the CHB multilevel converters need a control method to balance the dc-link voltages, especially when the dc-side loads are unbalanced. In [36, 37] , the dc-link voltages were controlled using individual capacitor voltage controllers. In [38] , the presented voltage balance control method uses a weighting factor to adjust the dc-link voltages. In [39] , two voltage-balancing techniques were presented, allowing for much more efficient regulation of dc-link voltages. However, these voltage balanced control methods are all based on ac voltage reference duty cycle regulation; a power-based dc-link voltage balance controller has not been analyzed in detail.
In the conventional dq control strategy, the current calculation is complicated and additional time delay is required. For optimization purposes, a power control method without coordinate transformation, PLL or conventional imaginary current construction is introduced and applied to control the single-phase CHB multilevel converter system. Moreover, a power-based dc-link voltage balance control scheme is presented to make the proposed power control strategy available under unbalanced load conditions. This power and voltage control method can achieve a sinusoidal grid current waveform and balanced dc-link voltages. Several experimental tests were conducted to compare dynamic responses of the presented control scheme with those of the classical dq control method. The proposed voltage balance controller is verified as well.
The remainder of this paper is organized as follows: in Section 2, principles of the proposed control scheme and dc-link voltage balance controller are discussed, and the stability of the closed-loop system with the dc-link voltage balance controller is evaluated. Section 3 presents the simulation results. Experimental results are addressed in Section 4. The proposed control method is discussed in Section 5. Finally, relevant conclusions are drawn in Section 6. Figure 1 presents the topology of a two-cell CHB system in which u s is the grid voltage, i sa is the grid current, u c is the ac side voltage, L and R L denote the filter inductor and line resistance, respectively,. u dc1 and u dc2 represent the dc-link voltages of the first and second H-bridge, and u dc_sum is the total dc-link voltage (u dc1 + u dc2 ). R 1 and R 2 are the resistive loads connected to the dc side of each H-bridge. Figure 1 presents the topology of a two-cell CHB system in which us is the grid voltage, isa is the grid current, uc is the ac side voltage, L and RL denote the filter inductor and line resistance, respectively,. udc1 and udc2 represent the dc-link voltages of the first and second H-bridge, and udc_sum is the total dc-link voltage (udc1 + udc2). R1 and R2 are the resistive loads connected to the dc side of each H-bridge. The mathematical model of the CHB converter is as follows:
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To simplify analysis of system stability, according to Equation (1), a small-signal model of the stationary reference frame (αβ frame) was built, as illustrated in Figure 2 . Here, usα equals us, and usβ is the orthogonal signal of us; u~sα and u~sβ represent the small-signal ac variation of usα and usβ; u~dc1 and u~dc2 denote the small-signal ac variation of udc1 and udc2; isα equals isa, and isβ is the orthogonal signal of isa; i~sα and i~sβ represent the small-signal ac variation of isα and isβ; Isα and Isβ stand for the quiescent operating point of isα and isβ; Dα1, Dα2, Dβ1, and Dβ2 are the duty cycles of the first and second H-bridge; and d~α1, d~α2, d~β1, and d~β2 represent the small-signal ac variation of Dα2, Dβ1, and Dβ2. The mathematical model of the CHB converter is as follows:
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To simplify analysis of system stability, according to Equation (1), a small-signal model of the stationary reference frame (αβ frame) was built, as illustrated in Figure 2 . Here, usα equals us, and usβ is the orthogonal signal of us; u~sα and u~sβ represent the small-signal ac variation of usα and usβ; u~dc1 and u~dc2 denote the small-signal ac variation of udc1 and udc2; isα equals isa, and isβ is the orthogonal signal of isa; i~sα and i~sβ represent the small-signal ac variation of isα and isβ; Isα and Isβ stand for the quiescent operating point of isα and isβ; Dα1, Dα2, Dβ1, and Dβ2 are the duty cycles of the first and second H-bridge; and d~α1, d~α2, d~β1, and d~β2 represent the small-signal ac variation of Dα2, Dβ1, and Dβ2. 
Principle of the Proposed Power Control Method
The main function of CHB multilevel converter is to obtain active power and reactive power from the grid to satisfy load needs. For the CHB converter, the essence of controlling the grid current as well as the dc-link voltage is control of the input and output power. By rapidly and effectively controlling the active and reactive power, the converter can achieve strong dynamic and static characteristics.
In the three-phase CHB converter system, the active power p and reactive power q can be described as:
where u * sα = u sβ , u * sβ = −u sα . Only one phase physical variable is available in the single-phase CHB converter system; a second-order generalized integrator (SOGI) block is needed to introduce the imaginary signal. The virtual αβ stationary reference frame is depicted in Figure 3 , the α-axis coincides with the a-axis, and the β-axis is orthogonal to the α-axis. 
where u * sα = usβ, u * sβ = −usα.
Only one phase physical variable is available in the single-phase CHB converter system; a second-order generalized integrator (SOGI) block is needed to introduce the imaginary signal. The virtual αβ stationary reference frame is depicted in Figure 3 , the α-axis coincides with the a-axis, and the β-axis is orthogonal to the α-axis. In the single-phase CHB converter system, p and q can be described as follows:
p * and q * are defined as the active power and reactive power reference, respectively; i * sα and i * sβ represent the current reference.
Equations (4) and (5) are shown as follows according to Equation (3) , and the coefficient calculation of the proposed power control is shown in Equation (6) In the single-phase CHB converter system, p and q can be described as follows:
Equations (4) and (5) are shown as follows according to Equation (3), and the coefficient calculation of the proposed power control is shown in Equation (6):
If the grid voltage is sinusoidal, then the result of u sα * u * sβ + u * sα * u * sβ is constant; p * is controlled by the outer power loop; q * is constant because it is given directly; therefore the frequency and phase of the current references i sα and i sβ are consistent with the instantaneous grid voltage, and the real-time tracking can be achieved. Notably, only i * sα is used as the current reference, because the CHB multilevel converter is used on a single-phase system. Figure 4 presents the conventional dc-link voltage balance controller. In this approach, the duty cycles of each ac voltage reference u * a1 and u * a2 are modified separately to keep the voltages balanced, and the scheme is suitable for the dq method. A power-based dc-link voltage balance controller adjusting the ac current reference duty cycle is introduced in this paper to regulate the individual H-bridge dc-link voltage.
Presentation of Proposed Dc-Link Balance Controller
If the grid voltage is sinusoidal, then the result of usα * u * sβ + u * sα * u * sβ is constant; p * is controlled by the outer power loop; q * is constant because it is given directly; therefore the frequency and phase of the current references isα and isβ are consistent with the instantaneous grid voltage, and the real-time tracking can be achieved. Notably, only i * sα is used as the current reference, because the CHB multilevel converter is used on a single-phase system. Figure 4 presents the conventional dc-link voltage balance controller. In this approach, the duty cycles of each ac voltage reference u * a1 and u * a2 are modified separately to keep the voltages balanced, and the scheme is suitable for the dq method. A power-based dc-link voltage balance controller adjusting the ac current reference duty cycle is introduced in this paper to regulate the individual H-bridge dc-link voltage. If the dc-link voltage of each H-bridge is unbalanced (mainly via load imbalance), then the power of these H-bridges becomes uneven. To keep the dc-link voltage balanced, the uneven power should be extracted from the grid. ∆dp1 and ∆dp2 are used as the compensation values to eliminate uneven power. ∆dp1 and ∆dp2 are calculated by the voltage balance controller:
where Kp and Ki represent the proportional and integral coefficient of the proportional-integral (PI) controller, respectively, and uref is the voltage reference of every H-bridge cell.
The presented voltage balance controller is shown in Figure 5 , which modifies the duty cycles of each ac current reference i * sa1 and i * sa2 individually to reduce the dc voltage imbalance. The current reference for each H-bridge can be calculated according to Equations (8)- (10): If the dc-link voltage of each H-bridge is unbalanced (mainly via load imbalance), then the power of these H-bridges becomes uneven. To keep the dc-link voltage balanced, the uneven power should be extracted from the grid. ∆d p1 and ∆d p2 are used as the compensation values to eliminate uneven power. ∆d p1 and ∆d p2 are calculated by the voltage balance controller:
where K p and K i represent the proportional and integral coefficient of the proportional-integral (PI) controller, respectively, and u ref is the voltage reference of every H-bridge cell.
The presented voltage balance controller is shown in Figure 5 , which modifies the duty cycles of each ac current reference i * sa1 and i * sa2 individually to reduce the dc voltage imbalance. The current reference for each H-bridge can be calculated according to Equations (8)- (10): 
Proposed Power Control of the Cascaded H-Bridge Multilevel Converter
The overall control topology of the proposed control method is depicted in Figure 6 . The main idea of the proposed control is to obtain command signals in the orthogonal αβ frame; as such, the 
The overall control topology of the proposed control method is depicted in Figure 6 . The main idea of the proposed control is to obtain command signals in the orthogonal αβ frame; as such, the dc-link voltages can be balanced. 
The overall control topology of the proposed control method is depicted in Figure 6 . The main idea of the proposed control is to obtain command signals in the orthogonal αβ frame; as such, the dc-link voltages can be balanced. The control system is formed as a double closed-loop control structure using the inner current loop and the outer power loop.
The inner current loop is implemented in the orthogonal αβ frame. Compared with classical single-phase dq schemes, the current calculation of the proposed control method is simpler because no coordinate transformation, PLL, or conventional imaginary current construction is needed. However, the current references i * sa1 and i * sa2 are ac variables. To track the current references with zero error in the stationary frame and achieve high tracking accuracy when the grid frequency fluctuates, rather than relying on conventional PI controllers or a repetitive controller [40] , proportional-plus-resonant (PR) controllers are utilized in the current loop.
As for the outer power loop, a PI controller is used to adjust the total dc-link voltage udc_sum (udc1 + udc2). The active power p * is generated by multiplying the output of the PI controller by the total dc-link voltage udc_sum. Reactive power reference q * is given directly.
The detailed control topology of the power and voltage control module is shown in Figure 7 . Current reference i * sa1 of the first H-bridge and i * sa2 of the second H-bridge are acquired through the dc-link voltage balance control block; these current references are controlled independently. Deviation values between the grid current isa and the current references are input into the PR regulators separately, and the modulation voltage signals u * a1 and u * a2 are generated for the first and second H-bridge. Carrier phase-shifted PWM (CPS-PWM) technology is adopted to generate five-level voltage, achieving multi-level modulation. Furthermore, if the reactive power reference q * is set to zero, then a unity power factor can be achieved. The control system is formed as a double closed-loop control structure using the inner current loop and the outer power loop.
As for the outer power loop, a PI controller is used to adjust the total dc-link voltage u dc_sum (u dc1 + u dc2 ). The active power p * is generated by multiplying the output of the PI controller by the total dc-link voltage u dc_sum . Reactive power reference q * is given directly.
The detailed control topology of the power and voltage control module is shown in Figure 7 . Current reference i * sa1 of the first H-bridge and i * sa2 of the second H-bridge are acquired through the dc-link voltage balance control block; these current references are controlled independently. Deviation values between the grid current i sa and the current references are input into the PR regulators separately, and the modulation voltage signals u * a1 and u * a2 are generated for the first and second H-bridge. Carrier phase-shifted PWM (CPS-PWM) technology is adopted to generate five-level voltage, achieving multi-level modulation. Furthermore, if the reactive power reference q * is set to zero, then a unity power factor can be achieved. 
Stability Analysis of the Power and Voltage Control Scheme
Assume that the parameters of the H-bridges are identical, such that the dc-link voltage udc1 = udc2 = udc. The double-loop control diagram presented in Figure 6 can thus be transformed as illustrated in Figure 8 . In Figure 8 , GV is the voltage gain of CHB, GPIV is the voltage PI regulator, K 
Assume that the parameters of the H-bridges are identical, such that the dc-link voltage u dc1 = u dc2 = u dc . The double-loop control diagram presented in Figure 6 can thus be transformed as illustrated in Figure 8 . In Figure 8 , G V is the voltage gain of CHB, G PIV is the voltage PI regulator, K is the conversion coefficient between p * and i * sa , G qPR is the current PR regulator, G TPWM is the transfer function of the PWM modulator, G IV is the transfer function of the voltage to output current i * sa , and G VI is the transfer function of the current to output voltage u dc . G IV and G VI can be deduced from the small-signal model shown in Figure 2 . 
Assume that the parameters of the H-bridges are identical, such that the dc-link voltage udc1 = udc2 = udc. The double-loop control diagram presented in Figure 6 can thus be transformed as illustrated in Figure 8 . In Figure 8 , GV is the voltage gain of CHB, GPIV is the voltage PI regulator, K is the conversion coefficient between p * and i * sa, GqPR is the current PR regulator, GTPWM is the transfer function of the PWM modulator, GIV is the transfer function of the voltage to output current i * sa, and GVI is the transfer function of the current to output voltage udc. GIV and GVI can be deduced from the small-signal model shown in Figure 2 . The closed-loop transfer function can be expressed as follows:
One bridge of the CHB converter can be simplified according to Figure 9 per Thevenin law. However, the dc-link voltage unbalance problem in CHB remains under the unbalanced load condition; therefore the voltage balance control module should be added. Figure 10 shows the Thevenin equivalent circuit with the dc-link voltage balance module, where Z1 is the load impedance, Zio is the impedance between the input and output of CHB, M is the gain of the voltage balance control module, G1 is the conversion coefficient of power to voltage, and iout is the output current. In this case G1 = 1/(GPIV * udc).
Taking the first H-bridge as an example: The closed-loop transfer function can be expressed as follows:
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Taking the first H-bridge as an example:
Because Z 1 >> Z io , GG 1 M represents the gain in the basic double-loop controller with the dc-link voltage balance module from Equation (13); the Bode plot is shown in Figure 11 . The amplitude margin is 12.7 dB, the cut-off frequency is 272 Hz, the phase margin is 105 • , and the cross-over frequency is 78 Hz. All roots of (Z io /Z 1 + 1 + GG 1 M) are on the left half-complex plane, ensuring stability of the system with the voltage balance control module. Because Z1 >> Zio, GG1M represents the gain in the basic double-loop controller with the dc-link voltage balance module from Equation (13); the Bode plot is shown in Figure 11 . The amplitude margin is 12.7 dB, the cut-off frequency is 272 Hz, the phase margin is 105°, and the cross-over frequency is 78 Hz. All roots of (Zio/Z1 + 1 + GG1M) are on the left half-complex plane, ensuring stability of the system with the voltage balance control module. 
Simulation Results
The CHB converter system shown in Figure 1 was modelled in the MATLAB/Simulink R2015a (MATLAB/Simulink R2015a, MathWorks, Natick, MA, USA) software environment to verify the Because Z1 >> Zio, GG1M represents the gain in the basic double-loop controller with the dc-link voltage balance module from Equation (13); the Bode plot is shown in Figure 11 . The amplitude margin is 12.7 dB, the cut-off frequency is 272 Hz, the phase margin is 105°, and the cross-over frequency is 78 Hz. All roots of (Zio/Z1 + 1 + GG1M) are on the left half-complex plane, ensuring stability of the system with the voltage balance control module. 
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The CHB converter system shown in Figure 1 was modelled in the MATLAB/Simulink R2015a (MATLAB/Simulink R2015a, MathWorks, Natick, MA, USA) software environment to verify the power and voltage control scheme. The main system parameters used for simulation are shown in Table 1 . 
Proposed Power Control Scheme Simulation
Figures 12-14 show the simulation results with unbalanced loads, where R 1 = 10 Ω and R 2 = 15 Ω. Figure 12a displays the grid voltage and grid current waveform in the steady state, revealing that the unity power factor was achieved.
Input inductance
L 3.0 mH dc-link total voltage Udc 400 V dc-link capacitance C1, C2 4700 μF dc-link load resistance R1, R2 10 Ω, 15 Ω Switching frequency fsw 10 kHz Inner current loop control parameters P, R, wc 0.5, 100, 6.28 Outer power loop control parameters P,I 0.1, 8
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Figures 12-14 show the simulation results with unbalanced loads, where R1 = 10 Ω and R2 = 15 Ω. Figure 12a displays the grid voltage and grid current waveform in the steady state, revealing that the unity power factor was achieved. 
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Figures 12-14 show the simulation results with unbalanced loads, where R1 = 10 Ω and R2 = 15 Ω. Figure 12a displays the grid voltage and grid current waveform in the steady state, revealing that the unity power factor was achieved. Figures 13 and 14 . In these, the active power reference p * is governed by the outer power loop, and the reactive power reference q * is changed from 0 to −1500 var and 0 to 1500 var at 0.34 s.
Power-Based Voltage Balance Control Simulation
In this simulation, the initial loads of two H-bridges were 15 Ω resistors. At 1.0 s, the resistor of the first H-bridge declined to 10 Ω. Two distinct cases were considered. In Figure 15a , the voltage balance control module was not utilized, and the dc-link voltages became different after the load change. The second H-bridge, whose resistor was unchanged, demonstrated higher dc-link voltage than the first H-bridge. Figure 15b shows the dc-link voltages with the voltage balance control method. Using the proposed voltage balance control module, the dc-link voltages returned to the initial value (200 V).
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Experimental Results
Experimental Prototype
A single-phase five-level CHB converter experimental platform was adopted to validate the presented power and voltage control scheme, as shown in Figure 16 . 
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Experimental Results
Experimental Prototype
A single-phase five-level CHB converter experimental platform was adopted to validate the presented power and voltage control scheme, as shown in Figure 16 . Two H-bridge converters with serially connected inputs formed the ac side of the experimental setup. The dc output of each converter fed the loads. The converter was interfaced to the grid through a coupling transformer and a voltage regulator to ensure safety during the experiments. The secondary-side voltage of the regulator was set to 80 V (rms), while the dc-link voltage references u dc1 and u dc2 were set to 50 V. The grid voltage, grid current, ac side voltage, and dc-link voltages were measured using the outer high-performance hall sensors. A TMS320F28377D DSP processor board was utilized to implement the control algorithm. Measured voltage and current signals were fed back to the DSP processor board employing a built-in, 16-bit analog-digital conversion module. The power factor and total harmonic distortion (THD) of the grid current were measured via a Fluke 435 power quality analyzer. Figure 17 depicts the experimental waveforms of the grid voltage u s (200 V/division), the grid current i sa (20 A/division), the dc-link voltage of the first H-bridge u dc1 (20 V/division), and the ac side voltage u c (100 V/division) for the proposed scheme in the steady state, where loads R 1 and R 2 in Figure 1 are 10 Ω and 15 Ω, separately. When the reactive power reference q * was set to zero, the grid Energies 2018, 11, 2435 11 of 18 current was in phase with the grid voltage, so the unity power factor was achieved. The THD of the grid current in the steady state was 4.3%, indicated in Figure 18 . Moreover, this method was found to compensate for the reactive power: CHB converters can generate or absorb reactive power to the power grid when the reactive power reference is positive or negative. In Figure 19 , the grid current was leading the grid voltage; thus, the CHB converter was generating reactive power to the system. In Figure 20 , the grid current was lagging the voltage, and the CHB converter was absorbing reactive power from the system. conversion module. The power factor and total harmonic distortion (THD) of the grid current were measured via a Fluke 435 power quality analyzer. Figure 17 depicts the experimental waveforms of the grid voltage us (200 V/division), the grid current isa (20 A/division), the dc-link voltage of the first H-bridge udc1 (20 V/division), and the ac side voltage uc (100 V/division) for the proposed scheme in the steady state, where loads R1 and R2 in Figure 1 are 10 Ω and 15 Ω, separately. When the reactive power reference q * was set to zero, the grid current was in phase with the grid voltage, so the unity power factor was achieved. The THD of the grid current in the steady state was 4.3%, indicated in Figure 18 . Moreover, this method was found to compensate for the reactive power: CHB converters can generate or absorb reactive power to the power grid when the reactive power reference is positive or negative. In Figure 19 , the grid current was leading the grid voltage; thus, the CHB converter was generating reactive power to the system. In Figure 20 , the grid current was lagging the voltage, and the CHB converter was absorbing reactive power from the system. 
Steady State
Dynamic Response Compared with dq Control
Currently, the most popular control method for the single-phase CHB converter is dq control. Several experiments were carried out to compare conventional dq control with the proposed control 
Currently, the most popular control method for the single-phase CHB converter is dq control. Several experiments were carried out to compare conventional dq control with the proposed control method. These experiments tested the dynamic responses of the systems under sudden power change conditions. In these tests, the total dc-link voltage u dc_sum was kept at 100 V, and the system was connected to two resistive loads where R 1 is 10 Ω and R 2 is 15 Ω, respectively. The dynamic of the d-axis current i * d in the dq control was managed by the outer voltage loop, and active power p * in the proposed scheme was controlled by the outer power loop. Therefore, only step changes in the reactive current reference i * q in the dq control and reactive power reference q * in the proposed control were applied to evaluate the dynamic control performance of each. Differences in the dynamic performance of the dq control scheme and the proposed control method are illustrated in Figures 21-28 .
The total dc-link voltage u dc_sum is 100 V; i * q and q * are given directly in each control method. Reactive power reference q * equals u dc_sum * i * q (100 * i * q ). For instance, when the step change of i * q is 5 A, the step change of q * equals 100 * i * q (500 var); when the step change of i * q is −5 A, the step change of q * equals 100 * i * q (−500 var).
As shown, the transient responses of the proposed power control method (less than 1 ms) were faster than the dq control method (more than 5 ms). In the dq control method, a time delay of 1/4 in the fundamental period arose from classical imaginary current construction. Grid current and five-level staircase voltage continuous distortions also appeared in the dq control method due to conventional imaginary current construction. method. These experiments tested the dynamic responses of the systems under sudden power change conditions. In these tests, the total dc-link voltage udc_sum was kept at 100 V, and the system was connected to two resistive loads where R1 is 10 Ω and R2 is 15 Ω, respectively. The dynamic of the d-axis current i * d in the dq control was managed by the outer voltage loop, and active power p * in the proposed scheme was controlled by the outer power loop. Therefore, only step changes in the reactive current reference i * q in the dq control and reactive power reference q * in the proposed control were applied to evaluate the dynamic control performance of each. Differences in the dynamic performance of the dq control scheme and the proposed control method are illustrated in Figures 21-28 . The total dc-link voltage udc_sum is 100 V; i * q and q * are given directly in each control method. Reactive power reference q * equals udc_sum * i * q (100 * i * q). For instance, when the step change of i * q is 5 A, the step change of q * equals 100 * i * q (500 var); when the step change of i * q is −5 A, the step change of q * equals 100 * i * q (−500 var).
As shown, the transient responses of the proposed power control method (less than 1 ms) were faster than the dq control method (more than 5 ms). In the dq control method, a time delay of 1/4 in the fundamental period arose from classical imaginary current construction. Grid current and five-level staircase voltage continuous distortions also appeared in the dq control method due to conventional imaginary current construction. 
Voltage Balance Control
Besides grid current control, balance control of the dc-link voltages is another important issue. A dc-link voltage balance control method based on power was adopted to render the proposed power control strategy applicable to the CHB converter under unbalanced load conditions.
Unbalanced load experimental tests were conducted to verify the voltage-balancing performance of the presented scheme. In these experiments, the load resistor of the first H-bridge R 1 was stepped from 15 Ω to 10 Ω whereas that of the second H-bridge R 2 was maintained at 15 Ω. In Figure 29a , when the load resistors were changed, the dc-link voltage of the first H-bridge u dc1 (10 V/division) declined from 50 V to 45 V, and that of the second H-bridge u dc2 (10 V/division) increased from 50 V to 55 V. Figure 29b shows that when the voltage balance controller was adopted, the dc-link voltages could be controlled to 50 V when the load resistors were changed. Thus, the accuracy of the presented dc-link voltage balance control method was confirmed. 
Besides grid current control, balance control of the dc-link voltages is another important issue. A dc-link voltage balance control method based on power was adopted to render the proposed power control strategy applicable to the CHB converter under unbalanced load conditions. Unbalanced load experimental tests were conducted to verify the voltage-balancing performance of the presented scheme. In these experiments, the load resistor of the first H-bridge R1 was stepped from 15 Ω to 10 Ω whereas that of the second H-bridge R2 was maintained at 15 Ω. In Figure 29a , when the load resistors were changed, the dc-link voltage of the first H-bridge udc1 (10 V/division) declined from 50 V to 45 V, and that of the second H-bridge udc2 (10 V/division) increased from 50 V to 55 V. Figure 29b shows that when the voltage balance controller was adopted, the dc-link voltages could be controlled to 50 V when the load resistors were changed. Thus, the accuracy of the presented dc-link voltage balance control method was confirmed. 
Discussion
The proposed power and voltage control method offers many advantages including no coordinate transformation, PLL, or conventional imaginary current construction. Moreover, it was found to exhibit faster transient responses and lower distortions compared with the conventional dq control method, as illustrated in Figures 21-28 .
The natural frame control scheme presented in [23] also shows the advantages of no coordinate transformation, PLL, or conventional imaginary current construction. Differ from the natural frame control scheme, the proposed scheme connects power control with current control through the instantaneous power theory. Besides, the proposed voltage balance control module is based on power, in which the power compensation values are used to eliminate the uneven power in active power p and reactive power q.
Even so, this control strategy has some limitations: First, although classical imaginary current construction is not necessary, the creation of an imaginary voltage component cannot be avoided. Therefore, an algorithm can be developed to reduce the time delay caused by imaginary voltage 
Even so, this control strategy has some limitations: First, although classical imaginary current construction is not necessary, the creation of an imaginary voltage component cannot be avoided. Therefore, an algorithm can be developed to reduce the time delay caused by imaginary voltage construction. Second, only the steady grid voltage condition was considered here, although abnormal operating states (e.g., grid voltage distortion) exist; thus, the control method should be optimized to make it applicable to such states.
Conclusions
A power control method is introduced for the single-phase CHB multilevel converter in this paper. A power-based dc-link voltage balance control module is also presented to eliminate the different dc-link voltages caused by the unbalanced loads.
The proposed power and voltage control method is designed in a virtual αβ stationary reference frame without coordinate transformation or phase-locked loop. So, the complicated calculation issue can be avoided. What is more, conventional imaginary current construction is not necessary. Problems like time delay can also be avoided. The inner loop current calculation is simplified compared with the conventional dq control scheme. Stability of the proposed control scheme can be guaranteed through the analysis based on small-signal model.
Simulation and experimental results were presented to verify the effectiveness of the proposed control method. In the steady state, the proposed method can obtain the sinusoidal grid current and unity power factor under unbalanced load conditions. Upon comparing the dynamic response of the presented control strategy with that of the dq control scheme, the conducted experiments indicate that the salient feature of the proposed scheme is as follows: the proposed scheme maintains a fast dynamic response advantage over the conventional dq control method. This approach has been shown to be useful for the single-phase CHB multilevel converter system. The proposed control scheme can also be utilized with other multilevel converter systems.
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